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Abstract
This paper presents the methodology used for a digital integrated circuit 
design that implements the communication protocol known as Serial Peri-
pheral Interface, using the Alliance CAD System. The aim of this paper is 
to show how the work of VLSI design can be done by graduate and under-
graduate students with minimal resources and experience. The physical 
design was sent to be fabricated using the CMOS AMI C5 process that fea-
tures 0.5 micrometer in transistor size, sponsored by the MOSIS Educatio-
nal Program. Tests were made on a platform that transfers data from 
inertial sensor measurements to the designed SPI chip, which in turn sends 
the data back on a parallel bus to a common microcontroller. The results 
 ȱȱĜ¢ȱȱȱ¢ȱ¢ȱȱȱǰȱȱ ȱ
as the feasibility of ICs manufacturing from school projects that have in-
Ĝȱȱȱȱȱǯȱ
doi: http://dx.doi.org/10.1016/j.riit.2015.05.007
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Introduction
Nowadays, there are sophisticated commercial compu-
ter aided design (CAD) tools for professional use in the 
design of integrated circuits (IC) with very large scale 
integration (VLSI) (Weste et al., 2011). Examples are Ca-
dence Design System, Synopsys and Mentor Graphics 
among others that require the payment of annual licen-
ses. In public education institutions, the cost of soft-
ware licenses becomes a limiting factor as well as the 
fact that their use is complex by novice designers.
ȱȱȱȱ ȱȱęȱȱȱ
digital system and its description through a hardware 
description language such as VHDL (very high speed 
integrated circuit hardware). Once the behavioral des-
cription of a digital system design has been coded in 





Students, professors and researchers that carry out 
VLSI design can use the software tools that allow the 
ȱĚ ȱȱȱ ȱ ȱ ȱ ȱȱ ȱ
projects because the learning curve is short. Alliance 
CAD System is the name of a complete set of CAD tools 
and VLSI design libraries that were developed in the 
Pierre et Marie Curie laboratory in Paris, France. Alliance 
is an environment friendly CAD system licensed under 
GPN Linux (LIP6, 2014; Silva et al., 2006). This software 
allows the design and test of VLSI circuits, from the 
ęȱȱȱ¢ȱ¢ǰȱȱȱ
of cells that allow the design of independent circuits 
ęȱ ȱ ȱ ¢ȱ ȱ ȱ ȱȱ
process.
In this paper, the design methodology uses the 
Alliance CAD System tools for the design of a VLSI IC 
ȱȱ¡ęȱ¢ȱȱȱȱȱ-
nication protocol. Figure 1 shows a diagram of the 
ȱȱȱȱȱĚ ȱǻǰȱŘŖŖşǲȱ
Reyes, 2011). The manufacturing stage and packaging 
was made through the MOSIS Educational Program 
(MEP) (Piña, 2002). The MOSIS Service (or MOSIS) pro-





cation of what the chip must do is presented. Second, 
an architecture design of the entire system in a hierar-
chical way is proposed. Third, the logic design is deve-
loped in a hardware description language. After that, 
ȱ ¢ȱĚ ȱȱ ȱȱȱ ȱ ȱǯȱ
ȱȱȱȱ ȱȱȱęȱǰȱ
followed by the place and route stage that was valida-
ted with the Alliance CAD tools before generating la-
¢ȱęȱȱȱȱȱǯȱȱȱȱ ȱ
completed, it was sent for fabrication and packaging 
using the MOSIS Educational Program. Experimental 
testing was made for the chip using specialized citcui-
try. Finally conclusions on this work are provided.
Specifications 
The SPI protocol is a four-wire serial peripheral device 
that features a synchronous and bidirectional (full du-
plex), communication standard developed by Freescale 
ǻǰȱŘŖŖşǼǯȱ ȱ ȱȱȱȱ-
llers with a variety of peripherals (A/D, EEPROMS, sen-
sors, among others). SPI is a standard used to control 
Resumen
En este artículo se presenta la metodología usada en el diseño de un circuito 
integrado digital que implementa el protocolo de comunicación denominado 
Interface de Periféricos Serial, utilizando el sistema CAD Alliance. La finali-
dad es mostrar cómo la tarea del diseño VLSI puede ser realizada por estudi-
antes o profesionistas, con un mínimo de recursos y experiencia. El diseño 
físico fue enviado para su fabricación usando el proceso CMOS AMI C5 carac-
terizado por un tamaño de transistor de 0.5 micrometros, auspiciado por el 
programa educativo de MOSIS. Las pruebas se realizaron sobre una platafor-
ma que transfiere los datos desde mediciones de un sensor inercial hacia el chip 
SPI diseñado, el cual a su vez envía los datos de nuevo por un bus paralelo 
hacia un microcontrolador común. Los resultados mostraron la eficacia de la 
metodología de diseño VLSI empleada, así como la factibilidad de fabricación 
de diseños realizados en proyectos escolares cuyas fuentes de financiamiento 
sean insuficientes o nulas.
Descriptores: 
 diseño VLSI
 sistema CAD Alliance
 programa educativo MOSIS
 SPI
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almost any digital electronic device that accepts a serial 
bit stream controlled by a clock. It uses the following 
signals: Data In, Data Out, Clock and Chip Select (CS) 
or Enable. Some microcontrollers might use terms such 
as Master-Out-Slave-In (MOSI) or data from master to 
slave and Master-In-Slave-Out (MISO) or data from sla-
ve to master and Slave Select (SS) or slave selector.
This paper implements a SPI module with the main 
functionality of the SPI communication protocol. The 
module operates in master mode, and allows the user 
ȱęȱ ȱȱȱ ȱ ǻǼǰȱ ȱ¢ȱ
control (CPOL) and the data transfer frequency (SCLK) 
with up to 16 selection modes. The SPI module trans-
mits/receives data frames of 16 bits, with the most sig-
ęȱȱȱȱ ȱȱęǯȱȱȱȱ
Ě¡ȱ ȱ ȱ ȱ  ȱ ȱ -




 Chip select: active high or active low selection
 Full-duplex communication
 SCLK clock polarity selection: active high or active 
low
 Clock phase (CPHA):  mode 1 is default
ȱ ŗŜȱ¢ȱĴȱǱȱȱ ȱŘǰȱŚǰȱŞǰȱ
16, ..., 65536
 Data frames of 16 bits
 One peripheral in slave mode
Architecture design  
The design of the architecture of a VLSI digital integra-
ted circuit begins with the development of the idea of 
the main module that will be called core. Followed by 
ȱęȱȱȱȱȱȱȱǰȱǰȱ
ȱ ȱ ȱ ȱ ȱ ęȱ ǯȱ ȱ Řȱ
shows a general diagram of the SPI MASTER. Table 1 
describes the I/O terminals. In Figure 3, the modules 
SPI META, SPI CONFIG, SPI CONTROLLER, SPI 
ȱȱȱȱȱȱęȱ ȱ
architecture of the SPI MASTER core.
63,0(7$0RGXOH
The SPI Master core requires that the external signals be 
stable and synchronous during internal communica-
tion, therefore this module is necessary to prevent me-
tastability problems (Wakerly, 2006). The input signals 
that require synchronization with the clock signal are 
ESTART and EW, generating the START, W. On another 
hand the signals ESCLK and ECS are passed trough D-
Flip-Flops inside the SPI_META Module before be sen-
ded to the Slave device as the SCLK and CS signals. 
This is required in order to eliminate the transitory glit-
ches that ESCLK and ECS could have, ensuring that the 
logic levels of SCLK and CS is stable along all the com-
plete clock period (Wakerly, 2006).
63,&21752//(50RGXOH
The SPI CONTROLLER module is responsible for 
producing the control signals (ECS ESCLK, BUSY and 
SHIFT) in the correct sequence in order to run proces-
ses with the required timing. The module consists of 
a main state machine that provides the inputs and 
outputs to multiple threads and it is constituted of 
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63,&21),*0RGXOH
ȱȱȱȱȱȱȱȱęȱ





ȱ Ĵȱ ȱ ¢ȱ ǻǼȱ ȱ ȱ ȱ ȱ ȱ
(SCLK)
63,&/2&.',9,'(50RGXOH
The SPI CLOCK DIVIDER module is designed to provi-
de up to 16 clock modes as desired. The frequency divi-
ȱȱȱęȱ¢ȱȱȱȱǯ
63,'$7$%8))(50RGXOH
This module contains the 16-bit register called REGIS-
TER_DATA. It is intended to store the data to be trans-
ferred by the MOSI signal, as well as to receive the data 
from the MISO signal during the transmit/receive ope-
ration. This way, the data can be read from the output 
ȱ ȱ ǻȏǼȱ  ȱ ȱ ȱ ęȱ ȱ
transfer between the SPI Master and Slave module.
3ULQFLSOHRIRSHUDWLRQ
The SPI Master core operation begins by enabling the 
RST signal and allowing the system to start with speci-
ęȱȱǯȱ¢ǰȱȱȱȱȱ
one-time setup process and, followed by a cyclical wri-
ting, transmission-reception and reading.
ȱęȱȱȱ ȱ ȱęȱ




the EW signal is set high, only under this condition, the 
ȱȱ¢ȱęȱȱȱȱ¢ȱȱȱ¢ȱ
of writing-transmit-receive-reading process.




signal and if EW signal is enabled. For example, maybe 
 ȱȱȱȱŖ¡ŖŖŖŝȱȱȱȱȱȱ-
GISTER_DATA which will be sent by the MOSI line. 
Once the data is in the register, the transmission-recep-
tion process can begin. This process starts when the ES-
TART pulse is enabled, after that, SCLK, CS and BUSY 
signals are enabled, in addition to sending the data by 
MOSI and, simultaneously, receiving data from the 
MISO line.
The reading process is initiated when the BUSY sig-
nal is disabled, thus the controller can perform the rea-
ding of data stored in REGISTER_DATA through the 
ȏȱ ǯȱ ȱ ȱ ȱ ¢ȱ Ĵȱ
BYTE_HL signal high or low, depending on the requi-




gical description through a hardware description lan-
guage (HDL), which describes the operation of a digital 
logic circuit. VHDL and Verilog are the standard lan-
guages for logical description of an integrated circuit. 
The logical design describes the interconnection topo-
7DEOH7HUPLQDOGHVFULSWLRQ
Terminal Type Description
CLK Input Clock oscillator with a maximum frequency of 25 MHz
RST Input Performs a reset on the system
DATA_IN Input ȱȱȱǻŞȱǼ
DATA_OUT Output ȱȱȱǻŞȱǼ
EW Input Enables writing of internal registers
BYTE_HL Input Select the upper or lower byte from the 16-bit registers
ESTART Input Start the transmission/reception between the SPI Master and Slave
CONFIG Input ȱȱęȱȱȱȱȱȱ
BUSY Output Reports that the module is busy
CS Output Enables communication between the SPI Master and Slave module
SCLK Output Clock between SPI Master and Slave module
MOSI Output Output serial data bus of the SPI Master
MISO Input Input serial data bus to the SPI Master
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logy between gates and data transfer between registers. 
ȱ ȱ ȱ ȱ ȱ ȱ ȱ ȱ ¡ȱ ęȱ ȱ
ȱ
ǯȱȱęȱȱȱȱȱȱȱ-
ȱ ȱ ȱ ȱ ȱ ¢ȱ ȱ ȱ ¢ȱ Ě ȱ
from a logic level to a physical level. The following lo-
gical description in VHDL shows the metastability mo-
dule. For simplicity, only the signal EW is described. 
The code has two main sections: entity and architecture. 
The types of the I/O signals are described in the entity 
section. The architecture section describes the module 
by its behavioral way. For more information about 
VHDL refer to Mealy et al. (2013).
6\QWKHVLVIORZ 
ȱ ¢ȱ Ě ȱ ȱ ȱ ȱ ¢ȱ ǻǰȱ




tomated synthesis tools; in this case tools such as vasy, 
boom, boog and loon are used for optimization in 
¢ȱȱęǯȱȱȱǰȱȱ-
ęȱȱȱȱ¢ȱȱȱ ȱ-
king for errors. The SPI Master core is developed 
under a hierarchical or modular structure, such that 
ȱȱȱȱȱ¢ȱęȱȱ
synthesized as outlined below (Reyes, 2011). Once 
ȱȱȱȱȱęȱȱȱ-
le are available, the next step is the integration into a 
ȱȱęǯȱȱȱȱȱgenlib tool provi-
ded by the Alliance developers (Chaput, 2002) is used. 
ȱ ȱȱȱȱęȱ ȱ ȱĴȱȱȱ
ȱ ȱ ȱ ȱ ȱ ȱ ęȱ
used for the behavioral validation of the complete 
ǯȱȱ¡ȱȱȱȱĚ ȱȱ ȱȱplace and 
route, here the synthesis software transforms the logi-
cal design to a physical design. In the place phase, 
standard cell libraries components are placed on tran-
)LJXUH7KH63,SURWRFRODUFKLWHFWXUHLVGLYLGHGLQWRPRGXOHV





  port(CLK:   in std_logic;
  EW: in std_logic;
    W: out std_logic); 
end META;
architecture ARQ_META of META is
signal REG_W: std_logic;
begin 
    process (CLK,EW)
    begin 
    if (CLK’event and CLK=’1’) then 
           REG_W<=EW; 
    end if; 
    end process; 
    W   <= REG_W; 
end ARQ_META;
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sistor level, and therefore, in the route phase electrical 
connections are made between them. During this pro-
cess, there are other phases for optimization of delays 
and a consumption of area. The result of the synthesis is 
ȱȱęȱȱnetlist, containing the list of cells 
and macros, gates and interconnections between them.
%HKDYLRUDODQGVWUXFWXUDOV\QWKHVLVRIWKHPRGXOHV
For synthesis of the SPI Master core, two processes are 
necessary since this design is performed in a hierarchi-
cal manner. Each module is an independent design in a 
ȱǯȱȱęȱȱȱȱ¢£ȱȱ
module individually in order to obtain the behavioral 




were obteined: ǯǰȱ ǯǰȱ ęǯǰȱ ǯǰȱ
sdb.vst and meg.vst. Once the synthesis of each module 
ȱȱǰȱȱȱȱ ȱȱĚ ȱ
ȱęȱśǰȱȱgenlib, which is a circuit description 
tool that includes a set of functions in the C program-
ming language. To generate the structural core_spi.vst 
ęǰȱę¢ȱȱ¡ȱęȱ ȱȱ.c extension must be edited. 
ȱęȱ ȱȱȱȱęȱȱȱgenlib tool. Finally, 
ęȱ Śȱ  ȱ ȱ ȱ ¢ȱ Ě ǰȱ -
ment and routing the SPI core layout in order to obtain 
ȱȱęȱȱȱǯ
Test Bench 
In order to verify that the logic design complies with 
ȱȱǰȱȱȱȱȱĴȱęȱȱ
ȱǯȱȱȱęȱȱȱ¡ȱ-
se to an input stimuli sequence. This stage of the design 
¢ȱȱȱȱȱȱęȱȱȱȱ
Ĵȱȱȱȱȱ¢ȱȱ¢ȱȱ
every state for any stimulus applied. I/Os representing 
ȱȱȱ¢ȱȱęȱȱȱȱęǰȱ
D    E
)LJXUHDLQGLYLGXDOPRGXOHV\QWKHVLVIORZEILQDOV\QWKHVLVRIWKHFRUH
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in our case core_spi.patǯȱȱ ȱȱȱȱęȱȱ
a very time consuming activity. However the tool gen-
pat undertakes this work in a procedural way. In (Lam, 




the module to verify. This step is carried out with a tool 
called asimutǯȱȱȱ¢ȱĚ ǰȱasimut is used at di-
ěȱǰȱȱȱȱ¢ȱȱ¢ȱȱȱ
¢ǯȱ ¢ǰȱ ȱ ȱ ęȱ ȱ ȱ
core is necessary to identify errors before sending the de-
sign to fabrication. The behavioral validation stage is es-
ǲȱ ȱ ¢ȱ ȱ ȱ ȱ ŝŖƖȱ ȱ ȱ ěȱ
devoted to the design of the chip. Simulation results of 
ȱȱȱȱȱ ȱȱęȱŜǯȱȱȱȱȱ
that the proposed design perfomes appropriately.
Place & route 
At this stage of the design process the layout plane 
ȱȱȱǻȱŝǼǯȱȱocp tool performs au-
tomatic placement of standard cells. The nero tool traces 
the interconnections between transistors. A tutorial can 
be found at (Lam, 2004). With the cougar tool, extraction 
parameters of transistors and capacitances of the core 






ǻ¢ȱ Ǽǯȱ ȱ ŝȱ  ȱ ȱ  ȱȱ ȱ ȱ
layers of the design set by Alliance. Before sending the 
design to fabrication it is necessary to perform a scaling 
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3DGIUDPHLQFRUSRUDWLRQZLWKWKHV\QWKHVLV
RIWKH63,0DVWHUFRUH
In order to have external access to the obtained core la-
yout we must incorporate input and output pads 
around the core in a rectangular ring structure called 
ȱǻȱŞǼǯȱȱȱǰȱȱ-
rer makes the connections between the leads and the 
internal pins of the chip packaging. We can use the free 
software tool called Magic to place the padframe (Ma-
gic, 2013). Magic can also be used for the design rule 
cheking step (or DRC). With this step we check that the 
layout does not have violations of the design rules, in 
ȱ ¢ȱ ȱ ȱ ¢ȱęȱ ȱ ȱ ȱ
 ȱȱȱęȱȱȱȱǯ
Fabrication and packaging  
The step prior to sending the chip for fabrication requi-
res the scaling of the layout to the selected process tech-
nology and the design rules checking for physical 
ęǯȱȱ ȱ  ȱ ȱ ¢ȱ ȱȱ
layouts: 1) the Caltech Interchange Format (CIF) which 
is used in universities, and 2) the Calma GDS II Stream 
Format (GDS) which is normally used in the industry. 
ȱęȱęȱȱȱ ȱȱȱȱęȱȱȱ ȱȱȱ
the MOSIS Educational Program, see (Piña, 2002; Stau-
ǰȱŗşşŝǼǯ
Experimental results 
The SPI Master core was designed with the Alliance 
CAD System tools, by graduate students at the Centro 
de Ingeniería y Desarrollo Industrial in Querétaro, 
¡ǯȱȱşȱ ȱȱȱȱȱȱȱȱ
chip. The chip was sent for manufacturing in January 
2013 using the services of the MOSIS Educational Pro-
ȱǻǼǯȱȱȱǰȱęȱȱ ȱ-
ved. The process used was C5 in ON Semi 0.5 micron 
CMOS technology with a die size of 1.5 mm x 1.5 mm 
wired in a DIP40 package. This process requires the use 
of thin gold lines to connect the pads. The core die is 
placed in the center of the package. The wiring process 
was also carried out by MOSIS.
Once the chip was manufactured, tests and measu-
rements were carried out. This ensured that all the de-
ȱ ęȱ  ȱ ȱ ȱ ȱ ȱ  ȱ
properly. To perform the experiments with the SPI 
Master, a circuit that generated the control signals re-
quired by the chip was assembled. This circuit also set 
ȱȱĴȱȱȱȱȱ ȱȱȱ
from the slave device. Therefore the complete system 
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Master, the controller device, and an SPI Slave device, 
see Figure 10.
The tasks to be performed by the controller device 
were:
a) Generate the control signals {RST, CONFIG, EW, 
BYTE_HL, ESTART}, as required.
ǼȱȱȱĴȱȱǻŜȱǼȱȱȏȱȱ-
dule.
c) Set the addresses (16 bits) as the SPI Master sends 
through MOSI signal.
d) Receive the BUSY signal.
e) Receive the BUSY signal, the controller could read 
data by the MISO signal. These data were read by the 
ȏȱȱȱȱŞȱǯ
The SPI Slave can be any device that sends information 
using the SPI communication protocol. In this work the 
ADIS16350 inertial sensor from Analog Devices was tes-
ted. The ADIS16350 consists of 3 accelerometers and 3 
gyroscopes assembled orthogonally, with the following 
ǱȱŖ¡ŖśŖŖǰȱŖ¡ŖŝŖŖǰȱŖ¡ŖşŖŖǰȱŖ¡ŖŖŖǰȱŖ¡ŖŖŖȱȱ
Ŗ¡ŖŖŖǯȱȱȱ¢ȱȱęȱȱȱȱ
of 0.01 to 2 MHz, the signal CS operates in active low and 
the polarity of SCLK active in high.
At this stage, the development of a platform to test 
ȱęȱȱ ȱȱȱȱȱǯȱȱȱ
generates signals that stimulate the chip (Figure 11). 
The SPI Master core processes genuine SPI information 
from the inertial sensor. This mechanism allows the 
evaluation of the signals generated as a result of inter-
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In order to describe the functional processes, an 
example of the results that were obtained in the co-
rresponding experiment is presented. For the clock 
signal, a CLK frequency of 25 MHz was set. The con-
troller device generates an RST short pulse (green sig-
ȱȱęȱŗŘǼǰȱǰȱȱȱȱȱȱȱ
ęȱ ȱȱȱǯȱȱȱę-
tion was established by writing a 0x20, signals CON-
	ȱȱȱ ǻȱ ȱȱ ¢ȱ ȱęȱ ŗŘǼȱ
are shown.
ȱ ęȱ ȱȱȱ ǰȱ ȱ ȱ
ȱ ǯȱ ȱ ęȱ ŗŘǰȱ ȱ ȱ ȱ ȱ
seen. The RST signal (green line) and CONFIG signal 




ȱ ȱ ǻȱ Ǽȱ ȱ ęȱ ȱ
and W (blue line) is enabled in order to store the byte 
Ŗ¡Ŗŝǲȱ ¢ȱ ȏ
ȱ ȱ ȱ  ȱ ȱ ȱ ȱ
enabled to store the 0x00 byte. To start the process of 
ȱ ȱ ȱ  ȱ ȱ ęȱ ŗŘǰȱ ȱ
START signal was enabled, and the process began by 
ȱȱȱȱǻȱȱȱęȱŗŘǼȱȱȱ
ȱȱȱȱǻȱȱȱęȱŗŘǼǯȱȱȱ
process is complete, data is available to be read via the 
MISO line. Figure 12d shows the obtained results. Du-
ring this experiment, a 25 MHz external clock is used 
ǻȱȱȱęȱŗŘǼǰȱȱęȱȱ
SELECTOR was changed and the SCLK clock frequen-
cies obtained went from 125Hz to 4MHz.
Conclusions
A VLSI design methodology that allows the synthesis 
of a digital integrated circuit using a free CAD tool is 
presented. This methodology was evaluated by desig-
ning and implementing the SPI communication proto-
col in a chip designed by graduate students. The 
design was sent for fabrication using ON Semiconduc-
tor C5 technology, with support from the educational 
program sponsored by MOSIS. Five chips were recei-
ved, and testing of every chip was carried out with an 
electronic platform that enables the transmission of 
data received from the inertial sensor through the SPI 
bus of the chip. The chip sends data back to the plat-
form on a parallel bus to a common microcontroller 
for post processing of the data. Successful operations 
on every chip were observed. This proves the maturity 
ȱȱȱȱȱęȱȱ¢ȱ
ȱȱȱȱěȱ¢ȱȱȱȱȱ
to school projects. The results of the analyzed data are 
ȱȱȱȱ¢ȱȱěȱ
of the proposed VLSI design methodology using the 
Alliance CAD tools.
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The VLSI design process with Alliance free CAD tools 
in education institutions has just a few requirements: 
an educational course involved in this research area, 
and minimum hardware and software for its imple-
mentation.
First, a VLSI design course covering the basics of 
electronics and computer science is needed. The back-
ground on CMOS devices and manufacturing technolo-
gy, CMOS inverters and gates, propagation delay, noise 
margins, and power dissipation, sequential circuits, 
arithmetic, memories and design methodologies is ne-
cessary for understanding, designing, and optimizing 
ȱȱ ȱȱȱěȱ¢ȱǱȱ
cost, speed, power dissipation, and reliability.
A laboratory with access to computers or worksta-
tions is required to design VLSI chips. Alliance VLSI 
CAD Systems runs over Unix/Linux platforms, from 
řŞŜȱȱȱȱȱȱ-
tations. The software is registered under the GNU Ge-
neral Public License (GPL), so binaries, source code, 
and cells libraries are freely distributed. The packages 
are avalaible online from RedHat Entreprise Linux 6 
ǻ
ŜǼȱȱȱǻęȱ¡ȱŜǰȱȱŜǼǰȱ-
dora and Ubuntu LTS distributions (LIP6, 2014).
Alliance VLSI CAD Systems provides some process 
independence in order to allow the designers to easily 
port their design from one technology process to 
another, this makes the design of circuits independent 
of the technology used in their fabrication step.
Alliance CAD set tools  
The following tools are used during the synthesis of 
VLSI digital circuits, for a detailed description see 
(Lam, 2004) and (Silva et al., 2006).
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sis process. Optimizes a behavioral description using 
reduced ordered binary decision diagram for the repre-
sentation of logic functions.
BOOG (Binding and Optimizing On Gates). Boog is a 
mapper from a behavioral description into a library of 








LOON (Local Optimizations of Nets). Introduces some 
ěȱȱȱȱȱȱȱȱǰȱȱ
without modifying the original logic function. Both the 
ȱęȱȱȱȱȱ Ĵȱȱ
ȱ-
ral Alliance. It is a CAD tool to remove problems and 
optimize FANOUT delay times, generating outputs 
with improved times.
ASIMUT (A SIMUlation Tool for hardware description). 
ȱȱȱęȱȱȱȱȱȱ
ęȱȱȱȱǰȱĴȱȱȱȱȱ
VHDL Alliance. But its most important use is to compa-
ȱȱȱęȱȱȱȱǯ
3ODFH	5RXWH
OCP (automatic tool for standard cell placement). Recei-
ȱȱȱ
ȱęȱ ȱȱȱ-
ties correspond to the previously indicated cell 
library. 
OCP places the plane of each cell layout instantiated on 
a coordinate plane representing the surface of the chip. 
ȱȱęȱȱȱ¢ȱȱȱȱ-
terconnections but tries to place the cells subsequently 
interconnect as close as possible.
NERO (NEgotiating ROuterǼǯȱȱȱȱ ȱę-
les: one with extension .ap (generated by OCP) contai-
ning the cells positioned in the plane of the chip, and 
ȱ ȱȱǯȱęȱǻȱ¢ȱǼȱȱ
the interconnections between the instantiated cells. Ge-
ȱȱǯȱęȱȱȱ¢ȱ ȱ-
ȱȱȱȱ ǯȱȱȱęȱȱ
the full layout in symbolic units.
COUGAR (Hierarchical Netlist Extractor). This tool is 
ȱȱȱ¢ȱ¢ȱęȱǻ¡ȱǯǼȱ-
duced by Nero Cougar and makes an extracting struc-
ȱęȱ¡ȱǻȱǼȱȱ¢ȱ
was compared with the structural .vst produced by 
LOON.
LVX (Logical Versus eXtracted net-list comparator). Tool 
ȱȱȱǯȱȱǯȱȱęǯ





Chaput J.P., Pétrot F. GenLib User’s ManualPierre & Marie Curie 
University, LIP6 ASIM Department, 2002 [on line]. Available 
on: ftp://ftp.lip6.fr/lip6/softs/alliance/latest-checkout/alliance/
src/genlib/doc/genlib.pdf 
Lam K.S., Ak F. Alliance Tutorial, Part 1 VHDL Modeling and Si-
mulation, Pierre & Marie Curie University, France, 2004a [on 
ǾǯȱȱȱȱȱǱȱĴǱȦȦ   Ȭǯ
lip6.fr/pub/alliance/distribution/latest/
Lam K.S., Ak F. Alliance Tutorial, Part 2 Logic Synthesis, Pierre & 
Marie Curie University, France, 2004b [on line]. Available in 
ȱȱǱȱĴǱȦȦ   ȬǯŜǯȦȦ-
ce/distribution/latest/
Lam K.S., Ak F. Alliance Tutorial, Part 3 Place and Route, Pierre & 
Marie Curie University, France, 2004c [on line]. Included in 
ȱȱǯȱȱǱȱĴǱȦȦ   ȬǯŜǯ
fr/pub/alliance/distribution/latest/
LIP6, ALLIANCE VLSI CAD System, Pierre & Marie Curie Uni-
¢ǰȱǰȱǰȱŘŖŗŚȱǽȱǾǯȱȱȱǱȱĴǱȦȦȬ
extras.lip6.fr/en/alliance-abstract-en/
Mealy B., Tappero F., Free Range VHDL 2013, [on line]. Available 
ǱȱĴǱȦȦ   ǯ¢ǯ
Ortega C.S., Gurrola N.M.A., Raygoza P.J.J., Pedroza C.A., Terra-
zas R.G., Implementación de estructuras ASIC Self-Timed 
aplicando el conjunto de herramientas Alliance, Congreso de 
àȱǰȱǰȱ¡ǰȱŘŖŖşǯ
Piña C. Evolution of the mosis VLSI educational program, Procee-
dings of the Firs IEEE International Workshop on Electronic 
ǰȱŘŖŖŘǰȱǯȱŗŞŝȬŗşŗǯ
Reyes B.J.R., Gurrola N.M.A., Ortega C.S., Raygoza P.J.J. Hierarchi-
cal Design Methodologies of VLSI Integrated Circuits using a 
set of free tools call Alliance, International Congress on Instru-
mentation and Applied Sciences, Puebla, Mexico, 2011.
Silva C., Yoshida T., Palacios A. Introduction to VLSI CMOS cir-
cuits design, Ministry of Education and Science of Japan and 
the Toin University of Yokohama, 2006. 
VLSI Design with Alliance Free CAD Tools: an Implementation Example
Ingeniería Investigación y Tecnología, volumen XVI (número 3), julio-septiembre 2015: 441-452 ISSN 1405-7743 FI-UNAM452
Staudhammer J. Educational Use of MOSIS, Microelectronic Sys-
ȱǯȱȱȁşŝǰȱǰȱŗşşŝǰȱǯȱŗŚŝȬŗŚŞǯ
The MOSIS Service, USC Information Sciences Institute, 2014 [on 
Ǿǯȱ ȱ Ǳȱ ĴǱȦȦ   ǯǯȦȦȦ
mep/mep-about.
Wakerly J.F. Digital design principles and practices, 4th ed., Pearson 
ȱ
ǰȱŘŖŖŜǰȱǯȱŝŜşȬŝŞŜǯ
Weste N.H. E., Harris D.M. CMOS VLSI Design a Circuit and Systems 
PerspectiveǰȱŚȱǯǰȱǰȱȱ¢ǰȱŘŖŗŗǰȱǯȱŜŗśȬŜśŝǯ
Bibliography
Leens F. An Introduction to I2C and SPI Protocols. IEEE Instru-
mentation & Measurement MagazineǰȱȱŗŘǰȱŘŖŖşǱȱŞȬŗřǯ
ȱȱǰȱȱȱ¢ȱǰȱȱŝǯśǰȱŘŖŗřǰȱ
ǽȱǾǯȱȱǱȱĴǱȦȦǯȦȦ
Citation for this article:
Citación estilo Chicago
&KiYH]%UDFDPRQWHV 5DPyQ 5H\QD ,W]HO *DUFtD/ySH]0DUFR
$QWRQLR*XUUROD1DYDUUR0DQXHO%DQGDOD6iQFKH]9/6,GHVLJQ
ZLWK$OOLDQFHIUHH&$'WRROVDQLPSOHPHQWDWLRQH[DPSOHInge-
nieria Investigacion y Tecnologia;9,
Citación estilo ISO 690
&KiYH]%UDFDPRQWHV 5 *DUFtD/ySH] 5, *XUUROD1DYDUUR
0$ %DQGDOD6DQFKH]0 9/6, GHVLJQZLWK $OOLDQFH IUHH &$'
WRROVDQLPSOHPHQWDWLRQH[DPSOHIngenieria Investigacion y Tec-
nologiaYROXPH;9,LVVXH-XO\6HSWHPEHU
About the authors
Ramón Chávez-Bracamontes. BEng degree and MSc degree by Instituto Tecnológico de Ciu-
ȱ	£ȱǻ	Ǽǰȱǰȱ¡ǰȱȱŗşşŗȱȱŘŖŖśǰȱ¢ǯȱ
ȱȱ¢ȱȱ
PhD candidate in Science and Technology at the Centro de Ingeniería y Desarrollo 
ȱǻǼȱ·ǰȱ¡ǯȱ
ȱȱȱ¢ȱȱȱŗşşŗȱȱȱ
undergraduate and graduate programs for Electrical & Electronics Engineering, Me-
chanical and Systems at ITCG in several areas such as Power Electronics, Instrumen-
tation, Digital Systems, Optoelectronics, Digital Signal Processing, Electronic Design, 
and Electrical Measurements.
¢ȱĵȱ	ÇȬà£. BEng in Electronics Engineering by Instituto Tecnológico de Que-
rétaro in 2011, MSc in Science and Technology with specialization in Mechatronics 
from CIDESI in 2013.
Marco Antonio Gurrola-Navarro. BEng in Electronics and Communications by Universidad 
ȱ	ǰȱ¡ȱȱŗşşŝǰȱȱȱȱȱ¢ȱȱȱ	-
ra, 2003, and PhD specialized in IC Design, by the Instituto Nacional de Astrofísica 
Xȱ¢ȱàǰȱȱĵǰȱ¡ȱȱŘŖŖşǯȱȱŘŖŖşȱȱȱȱ ȱ
at the Universidad de Guadalajara and is a member of the Department of Electronics 
at the Centro Universitario de Ciencias Exactas e Ingenierías, CUCEI. His research 
interests are design of digital and analog integrated circuits.
Manuel Bandala-Sánchez. BEng in Electronics Engineering by the Instituto Tecnológico de 
Puebla in 2001. MPhil / PhD in Microsystems & Sensors Engineering by the Universi-
¢ȱȱȱǻǼȱȱŘŖŖşǯȱ
ȱȱ¡ȱȱȦ-
zations like Centro de Ingeniería y Desarrollo Industrial (CIDESI, Querétaro), Hybrid 
Instruments (Lancaster, UK), Integrated Solutions Group (GSI, Puebla), Engineering 
and Instrumentation and Metrology Services (ISEYSA, Tlaxcala). His research inter-
ests are microsystems, microcontroller programming and MEMS.
